

# **A 90 nm Logic Technology Featuring 50 nm Strained Silicon Channel Transistors, 7 layers of Cu Interconnects, Low k ILD, and 1 $\mu\text{m}^2$ SRAM Cell**

**S. Thompson, N. Anand, M. Armstrong, C. Auth, B. Arcot, M. Alavi<sup>#</sup>, P. Bai, J. Bielefeld, R. Bigwood, J. Brandenburg, M. Buehler, S. Cea, V. Chikarmane, C. Choi, R. Frankovic, T. Ghani, G. Glass, W. Han, T. Hoffmann<sup>\*</sup>, M. Hussein, P. Jacob, A. Jain, C. Jan, S. Joshi, C. Kenyon, J. Klaus, S. Klopccic, J. Luce, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, P. Nguyen, H. Pearson, T. Sandford, R. Schweinfurth, R. Shaheed<sup>\*</sup>, S. Sivakumar, M. Taylor, B. Tufts, C. Wallace, P. Wang, C. Weber<sup>\*</sup>, and M. Bohr**

**Logic Technology Development, <sup>\*</sup> TCAD, <sup>#</sup> QRE**


**Intel Corporation, Hillsboro, OR, USA**

# Outline


- **Process Flow and Technology Features**
- **Transistor Features**
- **Cu and low K ILD**
- **52Mbit SRAM Performance**
- **Conclusions**

# Front End Technology Features

- 193nm litho for critical layers
- 240nm STI pitch
- 1.2nm gate oxide
- 50nm  $L_{\text{GATE}}$
- Single gate orientation
- Strained-Si
- Ni salicide
- SRAM/Logic use of unlanded contacts



# Back End Technology Features




# Pitches and Thicknesses

LAYER	PITCH	THICK	AR
Isolation	240	400	-
Poly-Si	260	140	-
Metal 1	220	150	1.4
Metal 2,3	320	256	1.6
Metal 4	400	320	1.6
Metal 5	480	384	1.6
Metal 6	720	576	1.6
Metal 7	1080	972	1.8

( nm )

# 6-T SRAM Cell

- 1.0  $\mu\text{m}^2$  6-T SRAM cell
- Few array-specific design rules
- SRAM supports operation from 0.75 to 1.2 V




1  $\mu\text{m}$

# Outline

- **Process Flow and Technology Features**
- **Transistor Features**
- **Cu and low K ILD**
- **52Mbit SRAM Performance**
- **Conclusions**


# 1.2 nm Physical Gate Oxide



**1.2 nm physical gate oxide → ONLY 5 Atomic Layers**




# Gate Oxide Reliability





**Exceeds 1.2 V Reliability Criteria**


# Gate Dimension Trend




# Strained Silicon Channel Enhances Moore's Law




# Experimental vs. Theoretical



# Mobility Increase Improvement




# Hole Mobility Vs. Electric Field




**Improvement maintained over all vertical E-Fields**

# Mobility On Device Performance




Strain-enhanced mobility improves  $I_{\text{DSAT}}$  for  $<0.1\mu\text{m}$  devices  
( Rim 1998, Lochtefeld 2001)

# PMOS $I_{DSAT}$ vs $I_{OFF}$





# NMOS $I_{DSAT}$ vs $I_{OFF}$



# Junction Capacitance: Edge Dominant Over Area

- Importance of area reduces with scaling


- Area scales as  $\lambda^2$  while edge as  $\lambda$

- Edge values

$$P = .36\text{fF}/\mu\text{m}$$


$$N = .31\text{fF}/\mu\text{m}$$

% Junction Cap Load



# NiSi or CoSi<sub>2</sub> with Sacrificial Epitaxial Silicon


- Better narrow-line scaling properties
- Lower contact resistance
- Compatibility with SiGe




# Outline

- **Process Flow and Technology Features**
- **Transistor Features**
- **Cu and low K ILD**
- **52Mbit SRAM Performance**
- **Conclusions**


# Interconnect Architecture




# Line to Line Capacitance




# Backend RC Delay




# Void-Free Required for Electromigration



Old Process




New Process






# Electromigration Enabling

Old process




New process



Interface controls EM performance

# Electromigration Improvement



# Outline



- **Process Flow and Technology Features**
- **Transistor Features**
- **Cu and low K ILD**
- **52Mbit SRAM Performance**
- **Conclusions**

# SRAM Yield Vehicle


- 52 MBit CMOS SRAM
- 330 million transistors in one SRAM die
- 120 billion transistors on one 300 mm wafer

10.8  
mm

10.1 mm



# 52MBit SRAM Schmoos Plot



# Conclusions

- 50 nm strained silicon channel transistors
- Strain-enhanced mobility increases saturated drive current by 10 - 20%
- 1  $\mu\text{m}^2$  6-T SRAM at 0.75 V to 1.2 V low voltage operation
- 7 layers of low resistance copper with CDO ILD ( $k=2.9$ ) for low resistance wiring
- 52M bit SRAM with 330M strain silicon channel transistors

# Acknowledgments

**The authors gratefully acknowledge the many people at Intel who contributed to this work, including individuals from the following organizations:**

- PTD Process and Design Groups**
- Sort Test Technology Development**
- Quality and Reliability Engineering**
- Technology Computer Aided Design**

**A soft copy of this and other recent Intel  
presentations can be found at:**

**[www.intel.com/research/silicon](http://www.intel.com/research/silicon)**